Verilog vhdl perl jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    9,928 verilog vhdl perl jobs found, pricing in USD

    Hardware and Software optimization

    $150 (Avg Bid)
    $150 Avg Bid
    1 bids

    I have a Circular iterative CORDIC using Fixed-Point​ Arithmetic. code that I would like to change to Dual Fixed Point code in VHDL/ Vivado

    $120 (Avg Bid)
    $120 Avg Bid
    2 bids

    I have a Circular iterative CORDIC using Fixed-Point​ Arithmetic. code that I would like to change to Dual Fixed Point code in VHDL/ Vivado

    $25 (Avg Bid)
    $25 Avg Bid
    1 bids
    ProjectDone 5 days left

    The project is over VHDL using Vivado software, and it contains five smaller parts. have a fun with FPGA and hardware language.

    $20 / hr (Avg Bid)
    $20 / hr Avg Bid
    8 bids

    I want to implement the Ethernet connection. The deliverables are as follows -Verilog code to run on a Spartan 6 Board - (xc6slx100) -simulation time diagrams (more details will be given to the winner) - The code should be able to transmit and receive data at 1000mbs.

    $444 (Avg Bid)
    $444 Avg Bid
    8 bids

    We are looking for an implementation of a FPGA SATA-to-SATA bridge. Design should be made in VHDL and be compatible to Xilinx Aritx-7 Series. The FPGA should receive SATA as a device (SATA device controller) and forward these information after processing to one or two SATA devices as SATA host (SATA host Controller).

    $3324 (Avg Bid)
    $3324 Avg Bid
    9 bids

    Simple project, that basically should detail the observed waveforms and max frequency of given code.

    $26 (Avg Bid)
    $26 Avg Bid
    8 bids

    Hi Behailu D., I noticed your profile and would like to offer you my project. We can discuss any details over chat. conversion python to verilog

    $50 (Avg Bid)
    $50 Avg Bid
    1 bids

    i need to convert a python code into verilod hdl.

    $13 / hr (Avg Bid)
    $13 / hr Avg Bid
    6 bids

    We are a Australian based company in developmen...setup and amplified via Mosfets. Digital Data will be implemented on a Xilinx FPGA. Trapezoidal waveform needs to be written in VHDL so that circuit and Code simulation can be done in Tina software. An explanation of the VHDL code to be supplied so that code can be changed at any time in the future.

    $101 (Avg Bid)
    $101 Avg Bid
    2 bids

    Develope script in XILINX ISE FPGA using nexys 4 ddr card Language VHDL For calculator

    $44 (Avg Bid)
    $44 Avg Bid
    4 bids
    Perl professional 10 hours left
    VERIFIED

    Hello, I need a Perl professional programmer.

    $107 (Avg Bid)
    $107 Avg Bid
    10 bids

    Need to update VHDL and C-Code for change the communication from PCI-e to USB. The target is a Xilinx FPGA

    $627 (Avg Bid)
    $627 Avg Bid
    9 bids

    The project is described in the uploaded file, however one can alter the project as long as keeping the equipments and the goal of the project intact

    $138 (Avg Bid)
    $138 Avg Bid
    7 bids

    Hello i have a code of piano synthesizer using VHDL (vivado) and i want to understand it and fix it ... can you help me ?

    $12 / hr (Avg Bid)
    $12 / hr Avg Bid
    1 bids

    Please do what is in the paper and hand me the code, testing waveforms and synthesized diagrams

    $102 (Avg Bid)
    $102 Avg Bid
    5 bids

    need to covert a set of perl scripts to python3

    $385 (Avg Bid)
    $385 Avg Bid
    19 bids

    ...ability to extract and critically evaluate data for an unfamiliar digital design problem.‎ • The application of appropriate design methods to the VHDL design.‎ • The selection appropriate analysis tools, VHDL model abstraction levels and simulation test vectors.‎ • Ability to implement your design solution on a commercially available digital Computer

    $55 (Avg Bid)
    $55 Avg Bid
    7 bids

    I need someone to write verilog code and also test .do files for a maze game. The program should output to vga. The rules of the game are simple. You start at a point and have to figure out how to get to the exit just like an actual maze. However, there is a monster chasing you and if he catches you, you are dead. The player's movement should not be

    $174 (Avg Bid)
    $174 Avg Bid
    4 bids

    A calculator has to bee designed using System Verilog. It includes designing ALU, memory and system controller.

    $145 (Avg Bid)
    $145 Avg Bid
    2 bids

    I need someone to write verilog code and also test .do files for a simplified board game. The program should output to vga. the game is quite simple ;2 players roll dice and move x amount of squares according to the number rolled. first to the end of the board wins. We can discuss the details. The vga display should be very simple and custom made --

    $155 (Avg Bid)
    $155 Avg Bid
    2 bids

    Code needs to be ported from Matlab to Verilog

    $119 (Avg Bid)
    $119 Avg Bid
    5 bids

    I cannot access cookies from php pages only perl pages. No changes were made to any of the scripts. Possible things happened to the global server setting.

    $24 (Avg Bid)
    $24 Avg Bid
    8 bids

    ...already have this you can modify that but I need the code running on FPGA board after I download it to it. Description: You have to create the VHDL model for the 4-bit multiplier. You must also synthesize the VHDL model, download to FPGA and test your multiplier on the FPGA board. Use a push button on the DE10-Lite FPGA to provide the clk input to the

    $41 (Avg Bid)
    $41 Avg Bid
    12 bids

    I need a Perl programmer to enhance a report for me.

    $519 (Avg Bid)
    $519 Avg Bid
    9 bids

    Verilog Task with Vivado and Quartus 2. Should be familiar with schematic design in Altera Quartus 2.

    $38 (Avg Bid)
    $38 Avg Bid
    5 bids

    hello, I have this project where I need to read from files and print the output in one file. I provided a very similar code , that can be modify and Matlab code to generate input files.

    $76 (Avg Bid)
    $76 Avg Bid
    4 bids

    To stimulate a project-based evaluation approach using VHDL and write a report. More information is contained in the file. Projects need to be written in VHDL and run a simulation for the program using a board. I will need the VHDL code and simulation for the timing diagram.

    $39 (Avg Bid)
    $39 Avg Bid
    3 bids

    I have a Perl script that is now sending emails using a simple email function and want to convert it to use SMTP Authentication using a gmail account. I am attaching the file with the

    $20 (Avg Bid)
    $20 Avg Bid
    1 bids

    I created this project and fini...created this project and finished the entire code ,but for some reason it is not giving me the correct outputs.I would like help to fix the issue by editing my code. using VHDL in vivado I was able to create successful circular cordic. but when I made my AXI full and run it in SDK, it did not give me the right answer

    $29 (Avg Bid)
    $29 Avg Bid
    7 bids

    A task compromising of Counter, clock divider, clock enable (CE), and seven-segment display using VHDL and Xinlinx Vivado. Further details will be provided. Deadline 3 days.

    $32 (Avg Bid)
    $32 Avg Bid
    2 bids

    We have a perl script that needs to be altered to incorporate data from an additional csv file. The perl script currently updates a column in file A using data from several columns in file B. The alteration we want is to add data from columns in file C. A more detailed guide is included in the attached document. Also attached are the perl script, 3

    $32 (Avg Bid)
    $32 Avg Bid
    10 bids

    I have java code to perform encryption using newCipher(AES_GCM_A...code to perform encryption using newCipher(AES_GCM_ALGORITHM). I need the same in Perl code. I can supply the java code and example. The reason for this there is an application we use in Java and another in Perl. The primary jobs are the Java will be encrypting and Perl has to decrypt.

    $106 (Avg Bid)
    $106 Avg Bid
    4 bids

    ...with MAX10 10M50DAF484C7G FPGA * ____________ Final Products: ____________ -A software-level block diagram showing the connections between the System Verilog modules described in pdf -System Verilog implementations of the modules described in pdf. -Valid hardware output. Final Note: Please attach any necessary files with a brief description of the

    $30 (Avg Bid)
    $30 Avg Bid
    1 bids

    Need someone who know shell and perl and javascript well to do two questions.

    $12 (Avg Bid)
    $12 Avg Bid
    6 bids

    1) Design a Finite State Machine (FSM) using Verilog to control the taillights of a 1965 Ford Thunderbird. 2) Implement your design on FPGA

    $164 (Avg Bid)
    $164 Avg Bid
    3 bids

    Hello, we need a Perl developer to investigate how to setup the [login to view URL] module in order to be linked to a specific Tcl/Tk installation in macOS. The candidate should provide us replicable, water-proof instructions on how to achieve the above on our machines.

    $222 (Avg Bid)
    $222 Avg Bid
    1 bids

    Need someone to solve a question with different languages: perl and js

    $10 (Avg Bid)
    $10 Avg Bid
    7 bids

    ...small changes due to errors about indentation or other syntax etc errors. Please BID to: Convert a small windows python script (5kilobytes size) from Python to either JAVA or PERL or C/C++ or DOS-Batch (no powershell please, i don't know powershell either) The script has to do with traversal of directories and regex and copying and renaming files etc

    $30 (Avg Bid)
    $30 Avg Bid
    8 bids

    We are updating our custom software. 90% is perl in cgi, 10% php support scripts. Updates will be to update our encryption we use for users information, checking current software for known vulnerabilities, and making some custom changes. Will be looking for more work as time goes on (Read: could be longer term)

    $2463 (Avg Bid)
    $2463 Avg Bid
    31 bids

    ALU Design as per instructions in Verilog Task . Simulation done using Icarus VERILOG

    $22 (Avg Bid)
    $22 Avg Bid
    11 bids

    ...ability to extract and critically evaluate data for an unfamiliar digital design problem.  The application of appropriate design methods to the VHDL design.  The selection appropriate analysis tools, VHDL model abstraction levels and simulation test vectors.  Ability to implement your design solution on a commercially available digital Computer Aided

    $85 (Avg Bid)
    $85 Avg Bid
    4 bids

    am a master student, studying embbeded microelectronic and wireless systems, i need a vhdl code for dual_4_1 multiplexer, for structure, behaviour and dataflow if possiblr. thank you

    $21 (Avg Bid)
    $21 Avg Bid
    15 bids

    I need someone to create video tutorials for VLSI design from bas...to advanced concepts. Advanced Digital Design Concepts CMOS Logic fundamentals RTL Design with Verilog HDL's ASIC Design Systhesis Concepts ASIC Design Stratagies Static Timing Analysis Low power design implementation Design and power Constraints Perl/Shell Scripting EDA tools usage

    $480 (Avg Bid)
    $480 Avg Bid
    7 bids

    Need someone who has the tools and/or ability to convert a relatively simple verilog (.v) file to liberty timing (.lib) format, and who can verify the resulting .lib file. If successful and painless, there will be more such projects.

    $60 (Avg Bid)
    $60 Avg Bid
    3 bids

    This is a vhdl and C++ project. requires knowledge of both VHDL and C++

    $20 / hr (Avg Bid)
    $20 / hr Avg Bid
    14 bids

    I email marketing script that generates email links in the email body. I need to change the link structure of the email body. The script I have is written in Perl and will just need to read a few lines of code and change the formatting and how links are generated within the email. Looking for someone to complete this immediately.

    $20 / hr (Avg Bid)
    $20 / hr Avg Bid
    5 bids

    It is required to implement the lyra2z cryptographic algorithm on the FPGA. Series FPGA Ultrascale Kintex language Verilog. [login to view URL]

    $649 (Avg Bid)
    $649 Avg Bid
    9 bids

    Hey, I need help with Verilog / Vivado FPGA project. I'll send you details.

    $25 (Avg Bid)
    $25 Avg Bid
    14 bids