W5300 verilog vhdl jobs

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    2,908 w5300 verilog vhdl jobs found, pricing in USD

    ...with a single bus for a MIPS computer. Found in figure 1 is a top level view of a single core single bus MIPS CPU. Use Quartus to design the list of components found below in Verilog HDL. 1- Register File (16x 32) 2- ALU 3- Instruction Register 4- Control Unit 5- PC register 6- Shift logic unit 7- Conditional logic unit 8- Three-level Cache for the Data

    $351 (Avg Bid)
    $351 Avg Bid
    4 bids

    matrix multiplication using strassenalg and karatsuba alg and carry select adder

    $47 (Avg Bid)
    $47 Avg Bid
    5 bids

    This job is ONLY for experienced FPGA - Verilog Programmers. Apply now if you have developed bitstreams for complex applications using Xilinx or Altera FPGAs. We will match your pay with your current income OR more than that (depends on qualification) + Bonus when you deliver expected results + Opportunity to work from home + Chance to work on exciting

    $15 / hr (Avg Bid)
    $15 / hr Avg Bid
    10 bids

    Hi, I have written (in Verilog) an SDRAM controller (for a Micron SDRAM) which works perfectly. And I have its model (downloaded from Micron's website). I need someone who can write a testbench to verify my controller (using Micron's model). I just need a basic (but good) verification using Modelsim and Verilog.

    $104 (Avg Bid)
    $104 Avg Bid
    4 bids

    General Information “Counter Unit”, “IO Control Unit”, “Top Level & Testbench” and “Synthesis & Implementation will give you additional information about each sub-module of the project in order to realize the counter. FOR ALL DETAILS PLEASE CHECK DIGITAL DESIGN. pdf !!! Functional Specification A four-digit counter shall be implemented for the Ba...

    $49 (Avg Bid)
    $49 Avg Bid
    9 bids

    need to use Quratz 18.1 to create and simulate a 5 bit counter.

    $62 (Avg Bid)
    $62 Avg Bid
    7 bids

    Here projects are implemented in VHDL programming using Xilinx software. B.E/[login to view URL] Mtech projects would include the kit implementation which can be done on sparten series based on the various application. Major projects and mini projects in VLSI for ECE students are done here.

    $131 (Avg Bid)
    $131 Avg Bid
    5 bids

    I am a Verilog beginner. Need help in instantiating a LUT based memory. The requirements are stated in the [login to view URL] file.

    $28 (Avg Bid)
    $28 Avg Bid
    9 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $759 (Avg Bid)
    $759 Avg Bid
    1 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $189 - $567
    $189 - $567
    0 bids

    Vivado 2016.1 will be used. Create a testbench and simulate it in ModelSim with the help of the already provided script files. Design a synchronous system in VHDL which controls a two-storied elevator (ground floor and first floor). You will implement it with a two-process FSM as described above. The clock signal has a frequency of 10 MHz. The circuit

    $43 (Avg Bid)
    $43 Avg Bid
    11 bids

    ...this design in VHDL and verify its correctness by writing a testbench. Simulate the design using the ModelSim simulator. What is the difference between the data type bit and the data type std_logic in VHDL? What is the difference between the data type bit_vector and the data type std_logic_vector in VHDL? What is the difference between VHDL signals and

    $29 (Avg Bid)
    $29 Avg Bid
    11 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $565 (Avg Bid)
    $565 Avg Bid
    1 bids

    Hi, I have written an SDRAM controller (for a Micron SDRAM) which does not work very well. In the other hand, I have its model (downloaded from Micron's website). I need someone who can write a testbench to verify my controller using Micron's model and fix my controller.

    $296 (Avg Bid)
    $296 Avg Bid
    11 bids

    You have to programming a stopwatch with an Memory function in VHDL. It has to run on a Nexy 4 - fpga Board. Best regards, Kevin

    $192 (Avg Bid)
    $192 Avg Bid
    5 bids

    I have the hash algorithm that already implemented in c++ and opencl. I want to convert these hash code into VHDL or verilog.

    $628 (Avg Bid)
    $628 Avg Bid
    23 bids

    Hello, I am looking for Vivado expert. Only bid experts in C/Python/Verilog Hope don't waste time. Thanks

    $27 / hr (Avg Bid)
    $27 / hr Avg Bid
    9 bids

    Hi I am looking for RTL SV code for a parameterized mux which takes in input size and select line size accordingly both for one-hot coded and priority coded and it should be synthesizable.

    $115 (Avg Bid)
    $115 Avg Bid
    3 bids

    Development of a Fpga-miner and the Host mining App. The communication between FPGA and Host App is USB. Details we can discuss in private chat

    $1689 (Avg Bid)
    $1689 Avg Bid
    8 bids

    ...and friendly working environment - Flexible working hours - Option to learn during working hours (the 90/10 rule) WE REQUIRE: - Advanced knowledge of at least one HDL (VHDL/Verilog/SystemVerilog) - Analytical thinking, self-sufficiency, team collaboration - Advanced English (CEFR level B2 or higher) - Advanced knowledge of computer systems and architecture

    $1282 (Avg Bid)
    $1282 Avg Bid
    13 bids

    I need someone having expertise in verilog to enhance a processor design to carry out more instructions using Quartus prime software. Further details will be provided. Deadline 3 days. Thanks

    $108 (Avg Bid)
    $108 Avg Bid
    6 bids

    Development of a Fpga-miner and the Host mining App. The communication between FPGA and Host App is USB. Details we can discuss in private chat

    $750 (Avg Bid)
    $750 Avg Bid
    1 bids

    ...chart of source. Output LCD + LCD controller datasheet + init code will be provided. Development board will NOT be provided (you should have your own). VHDL is preferred but not obligatory, Verilog can also be used. Altera family devices should be used. Project should be oriented towards low power and low cost since day 1. Information about further

    $776 (Avg Bid)
    $776 Avg Bid
    9 bids

    Looking for vhdl expert for Blockchain field. It must familiar with python too. Will give more detail via interview.

    $267 (Avg Bid)
    $267 Avg Bid
    6 bids

    Looking for vhdl expert for Blockchain field. It must familiar with python too. Will give more detail via interview.

    $1400 (Avg Bid)
    $1400 Avg Bid
    14 bids

    - Need to develop bitstream for different algorithm for FPGA boards. - Developer with proven experience with FPGA Verilog. - Can able to code, simulate, synthesize and compile verilog on FPGA. - Would be great if understands concept of Blockchain technology and how it works. - Understand requirements and based on that able to prepare hardware requirements

    $16 / hr (Avg Bid)
    $16 / hr Avg Bid
    11 bids

    Looking for an experienced programmer in Lattice FPGA's, specifically the ICE40 series. Simple project, buffer 320 bytes of data with multiple clock domains. Prefer VHDL

    $91 (Avg Bid)
    $91 Avg Bid
    7 bids

    I have a VHDL code. Then It has some issue. I need to fix it within a few hours. If you are electronic expert you can do it within 1 hours. I'll send details via interviewing. Ivan.

    $56 (Avg Bid)
    $56 Avg Bid
    10 bids

    I need you to develop a Vhdl or Verilog program for image similarity search, by using locality sensitive bloom filter for fpga

    $18 (Avg Bid)
    $18 Avg Bid
    1 bids
    $23 Avg Bid
    2 bids

    ...Evaluating its speed, throughput, area, power consumption, and energy efficiency and comparing the results to Grain-128 and Trivium. I am looking for a candidate expert on VHDL/Verilog and with a Virtex-5 board to work on ISE 14.7. We will use ModelSim and Xilinx ISE tools in this project. The deliverables will be: a. code b. testbenches c. measurements

    $169 (Avg Bid)
    $169 Avg Bid
    3 bids

    Bug-fix Mining App and FPGA-VHDL Project. You have to fix the mining App what is written in C and running on a Linux server. And fix on the FPGA side the PLL and add multicores.

    $606 (Avg Bid)
    $606 Avg Bid
    6 bids

    I would like to implement a calculator which takes inputs from the ps2 keyboard and displays them on 7 segment.

    $58 (Avg Bid)
    $58 Avg Bid
    5 bids

    Tutor/Mentor Required(Online): -- Good knowledge of Embedded c/c++ and VHDL -- Good Experience with Renesas Microcontrollers and e2 Studio

    $7 / hr (Avg Bid)
    $7 / hr Avg Bid
    9 bids

    Muktiplexer of 2 to 1 in vhdl using tje software xillinix

    $20 (Avg Bid)
    $20 Avg Bid
    3 bids

    more details will be given in the chat only serious expert and my maximum budget for this task is $100

    $56 (Avg Bid)
    $56 Avg Bid
    24 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $1031 (Avg Bid)
    $1031 Avg Bid
    4 bids

    The task is to develop the implementation of the keccak256 algorithm for FPGA XILINX xcku035-1ffva1156c. Verilog / VHDL development language (Xilinx Vivado Design Suite) Functional check on any available board. Requirements for implementation: 1. The algorithm should work in accordance with [login to view URL]; a. The source can

    $625 (Avg Bid)
    $625 Avg Bid
    3 bids

    Hi somebody needed for find fpga (verilog-vhdl) remote projects I paid 20% commission for each project

    $462 (Avg Bid)
    $462 Avg Bid
    10 bids
    $98 Avg Bid
    23 bids

    Hi,eveyone.I need a signal processing coding for my work using altra quartus II and VHDL.

    $95 (Avg Bid)
    NDA
    $95 Avg Bid
    7 bids

    I need the matlab developer and verilog developer

    $623 (Avg Bid)
    $623 Avg Bid
    17 bids

    Implementation of 4 bit alu in VHDL using the software Xillinix ISE I Need report on circuits diagrams, truth table, and simulations results the structure report should go by 1-introduction 2-block diagram 3-Technical Words 4-Implementations 5-Results 6-Conclusion

    $140 (Avg Bid)
    $140 Avg Bid
    6 bids

    verilog code for radix-4 16 point fft

    $15 (Avg Bid)
    $15 Avg Bid
    8 bids

    I want a VHDL code to achieve a N point FFT

    $140 (Avg Bid)
    $140 Avg Bid
    16 bids

    i want a verilog coding regarding radix-4 16 point FFT. so i need expert help.

    $16 (Avg Bid)
    $16 Avg Bid
    4 bids
    Trophy icon Explanation of VHDL code Ended

    I have a VHDL code.. I need someone to explain that code in detail to me.. what stuff it is doing on board..

    $10 (Avg Bid)
    Guaranteed
    $10
    0 entries

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $11834 (Avg Bid)
    $11834 Avg Bid
    2 bids

    Hi Ahmed M., Write VHDL code for frequency comparison on threshold base after the FFT_64 block in my code, the threshold will be defined by user through VIO or uart. The results should be verified on ILA in Hz. Also comment every line of code.

    $50 / hr (Avg Bid)
    $50 / hr Avg Bid
    1 bids

    ...for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest priority. Answer me those question--> You must --> have access to BCU1525? And Verilog experience? which Bitstream would you

    $10690 (Avg Bid)
    $10690 Avg Bid
    1 bids