Verilog / VHDL Jobs

Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Hire Verilog / VHDL Designers

Filter

My recent searches
Filter by:
Budget
to
to
to
Type
Skills
Languages
    Job State
    17 jobs found, pricing in USD
    Senior FPGA expert required 6 days left
    VERIFIED

    I am looking for a senior fpga expert who have experience in fpga with verilog language experience

    $30 (Avg Bid)
    $30 Avg Bid
    1 bids

    I am looking for a senior fpga expert who have experience in fpga with verilog language experience

    $30 (Avg Bid)
    $30 Avg Bid
    1 bids

    to design and implement a game clock on the DE1-SoC development board, using any of its on-board resources (buttons, switches, seven segment displays etc.). The game clock should have two modes of operation to allow the following variations: • The first mode of operation should give each player a fixed amount of time for the whole game. There should be a suitable indication if either player...

    $199 (Avg Bid)
    $199 Avg Bid
    7 bids

    PWM controller and automatic pulse modleation based on feedback

    $397 (Avg Bid)
    $397 Avg Bid
    1 bids

    Designing a dual port ram module and then instanciating this module to the BIST [login to view URL] this MBIST inserted rtl using UVM methodology

    $20 - $170
    $20 - $170
    0 bids

    A verilog model needs to be modified to some requirements

    $24 (Avg Bid)
    $24 Avg Bid
    6 bids

    Design of dual port ram having each port with different clocks and write enable of 4 [login to view URL] the 23 states marching algorithm of the bist controller rtl this dual port ram should be instantiated then for this module verifcation should be done using UVM methodology or system verilog .with the insertion of MBIST how the verfication must be done for memory module

    $8 - $20
    $8 - $20
    0 bids

    should develop SPI single master-single slave verification IP using UVM and verify different test scenarios. should mimic the BFM design in driver without using DUT and verify all the modes of SPI and some error conditions and create coverage statistics for the verified module.

    $8 - $20
    $8 - $20
    0 bids

    need to design a 2 terminal 2 level VSC-HVDC Transmission system with a DC circuit breaker series will an FCLC (fault current limiting circuit).

    $195 (Avg Bid)
    $195 Avg Bid
    2 bids

    I want to send data from FPGA to PC at high speed.

    $284 (Avg Bid)
    $284 Avg Bid
    8 bids

    I'm looking for a FPGA Firmware engineer who has rich experience in FPGA and VHDL/verilog programming. The right candidate should have an experience in Matlab and HDL Coder. The board is Zynq FPGA controller. The project is to implemente a Xilinx partial reconfiguration model for an SDR on the AD9361-Z7035 with ADRV1CRR-BOB. Also should have telecommunication knowledge. Please bid with the ...

    $20 / hr (Avg Bid)
    $20 / hr Avg Bid
    8 bids
    Bitcoin miner 20 hours left
    VERIFIED

    Bit coins miner prototype required for 1 ph/s

    $15000 (Avg Bid)
    $15000 Avg Bid
    4 bids
    VLSI Project -- 3 18 hours left
    VERIFIED

    Looking for someone with experience in VLSI and the cadence virtuoso software. Need to implement a certain function in hardware. Please let me know if you are interested and we can discuss more. Thanks

    $153 (Avg Bid)
    $153 Avg Bid
    14 bids

    Design a GCD for two 4-bit numbers (in your lecture notes, we have already done this). It will output the binary value of the greatest common divisor of those two 4-bit numbers.

    $30 (Avg Bid)
    $30 Avg Bid
    7 bids
    Algorithm Design 6 hours left

    Need an algorithm designer using Brute force and Divide and conquer methods in Computer science C language

    $93 (Avg Bid)
    $93 Avg Bid
    9 bids

    Request details FPGA implementation of Neural Network, using Vivado HLS, on the PYNQ board. The python code is available. Need someone know how to write this code in C or C++ and then implement it on FPGA using HLS. The python code and paper are available.

    $662 (Avg Bid)
    $662 Avg Bid
    5 bids

    FPGA implementation of Neural Network, using Vivado HLS, on the PYNQ board. The python code is available. Need someone know how to write this code in C or C++ and then implement it on FPGA using HLS. The python code and paper are available.

    $250 (Avg Bid)
    $250 Avg Bid
    1 bids