Jazmine F.

I am doing higher studies in analog and mixed signal design. In my courses, I have designed PLL and DPLL. I have also worked on CDRs, ADCs. I have around 3 years experience of doing these designs. I have worked on 65nm and 130 nm technology nodes.