Analyze a SERDES solution to interface an FPGA with an ADC and a DAC at 500 MHz
Completed
Posted
7 years ago
Paid on delivery
$10-20 USD
Paid on delivery
Completed
Paid on delivery
I requiere someone that could read the specs for Xilinx’s FPGA XC7A35T-1FTG256C and recommend where to connect a 500 MHz DAC and a 500 MHz ADC with LVDS interfaces using the IOSERDES modules within the FPGA.
Aditional information on the attached specs file
Project ID: #11395317
About the project
2 proposals
Remote project
Active 7 years ago