Matrix Multiplier Core Design VHDL
$10-30 USD
Paid on delivery
The project must meet certain requirements. Firstly the project (VHDL design and VHDL testbench must be free of syntax errors. The VHDL project must synthesise with no problems, such as non-synthesisable code, latch inferred and multi-driver. Must show correct results from behavioural simulation and post-route simulation, in which the post-route delay can be observed. Must have the best coding quality with effective hardware resource consumed and efficient processing speed achieved. Must include notes on each section or line indicating processes and stages of code and what they are used for and how they are used.
Project ID: #9645996
About the project
Awarded to:
I would like to bid this job because I am really suitable for job description: First: I am an Electronics engineer who is very expertise with VHDL/Verilog. In fact, I have done so many project of VHDL/Verilog(Karatsub More