fpga soft radio

$250-750 USD

Cancelled

Posted

almost 6 years ago

$250-750 USD

Paid on delivery

Hi, This project is for a team of VHDL expert and Java expert. I have a dev. FPGA board embedded the chip AD9764. This is the DAC. It embeds the chip ADS5522 too. This is the ADC. I already have a not-completed project written in vhdl including modules parts of this project. I need you to simulate and fix the data transmission part between the client application to the ADC/DAC. The FPGA is a Xilinx XC3S500E. I need you to implement the architecture [login to view URL] and adapt ADC/DAC/FIFO controllers, and to fix the UART or SPI to communicate with MCU. I will share the spécifications with you in advanced steps. Thanks !

Project ID: 16927781

About the project

3 proposals

Remote project

Active 6 yrs ago

Looking to make some money?

Email address

Benefits of bidding on Freelancer

Set your budget and timeframe

Get paid for your work

Outline your proposal

It's free to sign up and bid on jobs

Awarded to:

@kulwantsingh16

Hi i have worked on spi/uart/i2c and experience in digital design/FPGA using VHDL,verilog and verification for same

$250 USD in 15 days

4.6

(15 reviews)

4.2

3 freelancers are bidding on average $324 USD for this job

@quandangvan

I have experience on SDR, interfacing with ADC/DAC. Please award this for me. I will help you.

$333 USD in 5 days

4.8

(18 reviews)

4.9

@EslamElGeddawy

Hi, I hope you are doing well and enjoying digital design. I believe implementing a design right form modeling until verifying it on an FPGA is always a very special experience. Regarding your project, I had built a fully-verified programmable UART Transmitter and Receiver. It was tested on Xilinx Spartan 6. I also had designed some reliable modules you require like Synchronous FIFO. Throughout my 3+ years of experience in the field, I had the joy of designing and implementing a part of LTE's physical layer right from the Matlab model, through RTL coding, simulations, and back-end stages. I also built many other designs such as a MIPS processor design, Can satellite that composed I2C, UART, and many FIFOs to handle data. All my designs were verified successfully on either Xilinx's Spartan S6, S3, or Altera's Cyclone V FPGA. I would love to hear your thoughts and requirements for the delivery soon. Have a good night :))

$388 USD in 5 days